mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
27 lines
401 B
Verilog
27 lines
401 B
Verilog
`default_nettype none
|
|
|
|
module genblock_collide_top1;
|
|
generate
|
|
if (1) begin : foo
|
|
if (1) begin : bar
|
|
wire x;
|
|
end
|
|
assign bar.x = 1;
|
|
wire y;
|
|
end
|
|
endgenerate
|
|
endmodule
|
|
|
|
module genblock_collide_top2;
|
|
genvar i;
|
|
generate
|
|
if (1) begin : foo
|
|
wire x;
|
|
for (i = 0; i < 1; i = i + 1) begin : foo
|
|
if (1) begin : foo
|
|
assign x = 1;
|
|
end
|
|
end
|
|
end
|
|
endgenerate
|
|
endmodule
|