mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
12 lines
161 B
Text
12 lines
161 B
Text
ram block \RAM_WIDE_READ {
|
|
cost 2;
|
|
abits 6;
|
|
widths 1 2 4 8 per_port;
|
|
init any;
|
|
port srsw "A" {
|
|
width rd 8 wr 2;
|
|
clock posedge;
|
|
rden;
|
|
rdwr old;
|
|
}
|
|
}
|