|
.gitignore
|
Add some tests
|
2019-10-21 16:25:15 +02:00 |
|
add_sub.ys
|
Add some tests
|
2019-10-21 16:25:15 +02:00 |
|
adffs.ys
|
update test
|
2019-12-03 16:56:15 +01:00 |
|
compare.v
|
gowin: Fix X output of $alu techmap
|
2023-05-01 17:56:41 +02:00 |
|
compare.ys
|
gowin: Fix X output of $alu techmap
|
2023-05-01 17:56:41 +02:00 |
|
counter.ys
|
ice40, ecp5, gowin: enable ABC9 by default
|
2023-11-13 15:28:13 +00:00 |
|
dffs.ys
|
Add some tests
|
2019-10-21 16:25:15 +02:00 |
|
fsm.ys
|
fix fsm test with proper clock enable polarity
|
2019-11-11 17:51:26 +01:00 |
|
init-error.ys
|
gowin: Use dfflegalize.
|
2020-07-06 12:27:46 +02:00 |
|
init.v
|
attempt to fix formatting
|
2019-11-25 14:50:34 +01:00 |
|
init.ys
|
ice40, ecp5, gowin: enable ABC9 by default
|
2023-11-13 15:28:13 +00:00 |
|
logic.ys
|
Add some tests
|
2019-10-21 16:25:15 +02:00 |
|
lutram.ys
|
gowin: Fix LUT RAM inference, add more models.
|
2022-02-09 09:04:34 +01:00 |
|
mux.ys
|
ice40, ecp5, gowin: enable ABC9 by default
|
2023-11-13 15:28:13 +00:00 |
|
shifter.ys
|
Add some tests
|
2019-10-21 16:25:15 +02:00 |
|
tribuf.ys
|
Gowin: deal with active-low tristate (#2971)
|
2021-08-20 21:21:06 +02:00 |
