This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-06-13 17:36:16 +00:00
Code
Activity
3b6dcc7bd0
yosys
/
techlibs
/
microchip
History
Download ZIP
Download TAR.GZ
chunlin min
3db69b7a10
inline all tests. Add switch to remove init values as PolarFire DFFs do not support init
2024-07-08 17:03:03 -04:00
..
arith_map.v
brams_defs.vh
cells_map.v
cells_sim.v
LSRAM.txt
LSRAM_map.v
Makefile.inc
microchip_dffopt.cc
polarfire_dsp_map.v
synth_microchip.cc
uSRAM.txt
uSRAM_map.v