mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
16 lines
210 B
Verilog
16 lines
210 B
Verilog
|
|
module test001(a, b, c, y);
|
|
input a;
|
|
input [31:0] b, c;
|
|
input [31:0] y;
|
|
|
|
aoi12 p [31:0] (a, b, c, y);
|
|
endmodule
|
|
|
|
module aoi12(a, b, c, y);
|
|
input a, b, c;
|
|
output y;
|
|
assign y = ~((a & b) | c);
|
|
endmodule
|
|
|