mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
5 lines
103 B
Verilog
5 lines
103 B
Verilog
module test(input [3:0] IN, input [2:0] SHIFT, output [3:0] OUT);
|
|
|
|
assign OUT = IN >> SHIFT;
|
|
endmodule
|