3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-23 12:48:54 +00:00
yosys/tests
Akash Levy 1cba744712 Update
2024-11-04 17:01:41 -08:00
..
aiger read_aiger: Fix incorrect read of binary Aiger without outputs 2024-04-29 14:06:58 +01:00
arch wheels: fix missing yosys-abc/share directory 2024-10-09 13:09:14 +03:00
asicworld
bind
blif
bram
cxxrtl cxxrtl: test stream operator 2024-10-01 13:25:07 +02:00
errors
fmt
fsm
functional functional tests: run from make tests but not smtlib/rkt tests 2024-09-04 10:30:08 +01:00
hana
liberty Merge branch 'YosysHQ:main' into main 2024-10-07 07:27:27 -10:00
liberty_verilog Add Liberty to verilog conversion tests 2024-10-05 01:34:12 -10:00
lut
memfile
memlib
memories
opt Standardize convention, add back test, update README 2024-09-23 06:06:43 -07:00
opt_share
proc proc_dff: add tests 2024-08-28 16:24:47 +01:00
realmath
rpc
sat
select Merge pull request #4700 from povik/select-list-mod 2024-11-04 15:38:42 +00:00
share
sim
simple wreduce test works now 2024-10-02 17:25:57 -07:00
simple_abc9
smv
sva
svinterfaces
svtypes
techmap cellmatch: Rename -lut_attrs to -derive_luts; document option 2024-11-04 14:28:40 +01:00
tools
unit rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
various Update gitignore 2024-10-10 13:34:05 -07:00
verific Update Verific 2024-10-02 23:09:36 -07:00
verilog Added cast to type support (#4284) 2024-09-29 17:03:01 -04:00
vloghtb
xprop
gen-tests-makefile.sh