3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00
yosys/frontends
Clifford Wolf 3a51714451 Fix error for wire decl in always block, fixes #763
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-03-02 11:56:44 -08:00
..
ast Fix error for wire decl in always block, fixes #763 2019-03-02 11:56:44 -08:00
blif Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
ilang Add "read_ilang -[no]overwrite" 2018-12-23 15:45:09 +01:00
json Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
liberty Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
verific Improve "read" error msg 2019-02-28 20:34:42 -08:00
verilog Bugfix in Verilog string handling 2019-01-05 12:10:24 +01:00