mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-15 19:55:41 +00:00
4 lines
133 B
Text
4 lines
133 B
Text
read_verilog opt_expr_cmp_msb.v
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
select -assert-count 0 t:$gt t:$ge t:$lt t:$le
|