mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-10 16:12:04 +00:00
398afd102e
The `Design::selected_*()` methods no longer unconditionally skip boxed modules. Instead, selections are now box and design aware.
The selection constructor now optionally takes a design pointer, and has a new `selects_boxes` flag. If the selection has an assigned design, then `Selection::selected_*()` will only return true for boxed modules if the selects_boxes flag is set. A warning is raised if a selection is checked and no design is set. Selections can change design via the `Selection::optimize()` method.
Most places that iterate over `Design::modules()` and check `Selection::selected_module()` should instead use `Design::selected_modules()`.
Since boxed modules should only ever be selected explicitly, and `full_selection` (now) refers to all non-boxed modules, `Selection::optimize()` will clear the `full_selection` flag if the `selects_boxes` flag is enabled, and instead explicitly selects all modules (including boxed modules). This also means that `full_selection` will only get automatically applied to a design without any boxed modules.
These changes necessitated a number of changes to `select.cc` in order to support this functionality when operating on selections, in particular when combining selections (e.g. by union or difference).
To minimize redundancy, a number of places that previously iterated over `design->modules()` now push the current selection to the design, use `design->selected_modules()`, and then pop the selection when done.
Introduce `RTLIL::NamedObject`, to allow for iterating over all members of a module with a single iterator instead of needing to iterate over wires, cells, memories, and processes separately.
Also implement `Module::selected_{memories, processes, members}()` to match wires and cells methods. The `selected_members()` method combines each of the other `selected_*()` methods into a single list.
|
||
|---|---|---|
| .. | ||
| abstract.cc | ||
| add.cc | ||
| autoname.cc | ||
| blackbox.cc | ||
| box_derive.cc | ||
| bugpoint.cc | ||
| check.cc | ||
| chformal.cc | ||
| chtype.cc | ||
| clean_zerowidth.cc | ||
| connect.cc | ||
| connwrappers.cc | ||
| copy.cc | ||
| cover.cc | ||
| delete.cc | ||
| design.cc | ||
| dft_tag.cc | ||
| edgetypes.cc | ||
| example_dt.cc | ||
| exec.cc | ||
| future.cc | ||
| glift.cc | ||
| internal_stats.cc | ||
| logcmd.cc | ||
| logger.cc | ||
| ltp.cc | ||
| Makefile.inc | ||
| plugin.cc | ||
| portarcs.cc | ||
| portlist.cc | ||
| printattrs.cc | ||
| rename.cc | ||
| scatter.cc | ||
| scc.cc | ||
| scratchpad.cc | ||
| select.cc | ||
| setattr.cc | ||
| setenv.cc | ||
| setundef.cc | ||
| show.cc | ||
| splice.cc | ||
| splitcells.cc | ||
| splitnets.cc | ||
| sta.cc | ||
| stat.cc | ||
| tee.cc | ||
| torder.cc | ||
| trace.cc | ||
| viz.cc | ||
| wrapcell.cc | ||
| write_file.cc | ||
| xprop.cc | ||