mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
9 lines
106 B
Verilog
9 lines
106 B
Verilog
module wire_example( a, b, y);
|
|
input a, b;
|
|
output y;
|
|
|
|
wire a, b, y;
|
|
|
|
assign y = a & b;
|
|
|
|
endmodule
|