mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
4 lines
194 B
Verilog
4 lines
194 B
Verilog
module \$_DFFSRE_PPPP_ (input C, S, R, E, D, output Q);
|
|
wire _TECHMAP_REMOVEINIT_Q_ = 1;
|
|
dffepc #(.INIT(1'b0)) _TECHMAP_REPLACE_ (.CLK(C), .PRE(S), .CLR(R), .EN(E), .D(D), .Q(Q));
|
|
endmodule
|