This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-01-26 11:58:44 +00:00
Code
Activity
383daa1eb3
yosys
/
passes
History
Emil J. Tywoniak
383daa1eb3
proc_mux: include switch expression location in $eq src
2026-01-26 12:50:51 +01:00
..
cmds
rtlil: replace SigSig actions with new type SyncAction
2026-01-26 12:50:51 +01:00
equiv
Merge pull request
#5357
from rocallahan/builtin-ff
2025-09-17 11:37:16 +02:00
fsm
fsm_detect: add adff detection
2025-11-06 23:29:47 +02:00
hierarchy
hierarchy.cc: Tidying
2025-10-15 09:42:47 +13:00
memory
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
opt
opt_balance_tree: mark experimental
2026-01-19 12:01:25 +01:00
pmgen
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00
proc
proc_mux: include switch expression location in $eq src
2026-01-26 12:50:51 +01:00
sat
sim.cc: Check eval err
2025-12-15 12:08:07 +13:00
techmap
rtlil: replace SigSig actions with new type SyncAction
2026-01-26 12:50:51 +01:00
tests
test_cell.cc: Generate .aag for all compatible cells
2025-12-02 14:03:36 +13:00