3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00
yosys/techlibs
David Shah 37dd3ad3fe ice40: Support for post-pnr timing simulation
Signed-off-by: David Shah <dave@ds0.me>
2019-10-23 12:03:31 +01:00
..
achronix Reduce amount of trailing whitespace in code base 2019-02-28 14:58:11 -08:00
anlogic make note that it is for latch mode 2019-09-18 17:48:16 +02:00
common Makefile: don't assume python is called python3 2019-10-19 14:04:52 +08:00
coolrunner2 Fix spacing 2019-08-06 16:47:55 -07:00
easic Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
ecp5 Makefile: don't assume python is called python3 2019-10-19 14:04:52 +08:00
efinix FF should be initialized to 0 2019-10-04 13:27:10 +02:00
gowin Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
greenpak4 techlibs/greenpak4/cells_map.v: Harmonize whitespace within lut module 2019-02-26 09:40:46 -08:00
ice40 ice40: Support for post-pnr timing simulation 2019-10-23 12:03:31 +01:00
intel techlibs/intel: Clean up Makefile 2019-08-05 11:22:11 -07:00
sf2 Add link to SF2 / igloo2 macro library guide 2019-03-07 09:08:26 -08:00
xilinx Makefile: don't assume python is called python3 2019-10-19 14:04:52 +08:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00