mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-10 08:01:14 +00:00
77baad0082
A port's direction is read off the cell type, so assigning type_impl = $lut while the $__ICE40_CARRY_WRAPPER ports are still connected makes every following unsetPort consult the wrong type: \B was an input under the wrapper and is not a port of $lut at all, so the teardown takes the output branch and trips `log_assert(w->driverCell_ == this)` in signorm mode (arch/ice40/counter, arch/ice40/bug1598). Disconnect everything under the old type, switch, then connect \A and \Y under the new one. Retiring \O first also leaves that wire undriven, so it comes back as \Y on the same wire rather than behind a freshly interposed alias. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01MQU5XCqDYY8MbivGkNRrDo |
||
|---|---|---|
| .. | ||
| achronix | ||
| analogdevices | ||
| anlogic | ||
| common | ||
| coolrunner2 | ||
| easic | ||
| efinix | ||
| fabulous | ||
| gatemate | ||
| gowin | ||
| greenpak4 | ||
| ice40 | ||
| intel | ||
| intel_alm | ||
| lattice | ||
| microchip | ||
| nanoxplore | ||
| quicklogic | ||
| sf2 | ||
| xilinx | ||
| CMakeLists.txt | ||
| fix_mod.py | ||