3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-10 02:51:00 +00:00
yosys/techlibs/intel_le/cycloneiv
2020-10-10 19:08:54 +02:00
..
cells_sim.v start implementing support for intel le based logic devices 2020-10-10 19:08:54 +02:00