mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
26 lines
792 B
Plaintext
26 lines
792 B
Plaintext
read_verilog dffs.v
|
|
design -save read
|
|
|
|
proc
|
|
hierarchy -top dff
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDRE
|
|
|
|
select -assert-none t:BUFG t:FDRE %% t:* %D
|
|
|
|
|
|
design -load read
|
|
proc
|
|
hierarchy -top dffe
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dffe # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDRE
|
|
|
|
select -assert-none t:BUFG t:FDRE %% t:* %D
|
|
|