3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-15 13:25:48 +00:00
yosys/kernel
Charlotte 3571bf2c2d fmt: fuzz, remove some unnecessary busywork
Removing some signed checks and logic where we've already guaranteed the
values to be positive.  Indeed, in these cases, if a negative value got
through (per my realisation in the signed fuzz harness), it would cause
an infinite loop due to flooring division.
2023-08-11 04:46:52 +02:00
..
binding.cc
binding.h
bitpattern.h
calc.cc
cellaigs.cc Merge pull request #3840 from povik/cellaigs-cmp-cells 2023-07-31 16:23:39 +02:00
cellaigs.h
celledges.cc
celledges.h
celltypes.h celltypes: add $print 2023-08-11 04:46:52 +02:00
consteval.h Remove set but unused variable 2022-05-27 12:37:03 +02:00
constids.inc ast: translate $display/$write tasks in always blocks to new $print cell. 2023-08-11 04:46:52 +02:00
cost.h
driver.cc
ff.cc
ff.h
ffinit.h
ffmerge.cc
ffmerge.h
fmt.cc fmt: fuzz, remove some unnecessary busywork 2023-08-11 04:46:52 +02:00
fmt.h fmt: %t/$time support 2023-08-11 04:46:52 +02:00
fstdata.cc
fstdata.h
hashlib.h Add recover_names pass to recover names post-mapping 2023-05-25 10:55:07 +02:00
json.cc
json.h
log.cc Merge pull request #3839 from povik/python-log-newline 2023-07-24 16:28:02 +02:00
log.h ast: Move to a new helper method to print input errors 2023-07-20 23:40:19 -04:00
macc.h
mem.cc kernel/mem: Assert ABITS is not below wide_log2 2023-07-19 16:50:59 +02:00
mem.h
modtools.h
qcsat.cc
qcsat.h
register.cc
register.h
rtlil.cc ast: translate $display/$write tasks in always blocks to new $print cell. 2023-08-11 04:46:52 +02:00
rtlil.h kernel/rtlil: Trailing whitespace cleanup 2023-07-26 20:50:55 +01:00
satgen.cc
satgen.h
sigtools.h
timinginfo.h
utils.h
yosys.cc
yosys.h
yw.cc
yw.h