| .. |
|
dynamic_part_select
|
|
|
|
.gitignore
|
plugins: add search path
|
2025-10-15 14:13:25 +03:00 |
|
abc9.v
|
|
|
|
abc9.ys
|
|
|
|
abstract_init.ys
|
abstract: test -slice from:to for -init
|
2025-02-25 00:22:14 +01:00 |
|
abstract_initstates.ys
|
abstract: Add -initstates option
|
2025-08-12 15:37:12 +02:00 |
|
abstract_state.ys
|
abstract: test -slice for all modes, -rtlilslice for -init
|
2025-02-25 00:18:16 +01:00 |
|
abstract_value.ys
|
abstract: test -slice for all modes, -rtlilslice for -init
|
2025-02-25 00:18:16 +01:00 |
|
aiger2.ys
|
kernel: Rewrite bufNormalize
|
2025-09-17 13:56:46 +02:00 |
|
aiger_dff.ys
|
|
|
|
async.sh
|
|
|
|
async.v
|
|
|
|
attrib05_port_conn.v
|
|
|
|
attrib05_port_conn.ys
|
|
|
|
attrib07_func_call.v
|
|
|
|
attrib07_func_call.ys
|
|
|
|
autoname.ys
|
autoname.ys: Extra check for rename order
|
2025-09-26 11:36:23 +12:00 |
|
blackbox_wb.ys
|
|
|
|
box_derive.ys
|
box_derive: rename -apply to -apply_derived_type
|
2025-10-13 17:24:32 +02:00 |
|
bufnorm_opt_clean.ys
|
bufnorm: Refactor and fix incremental bufNormalize
|
2025-09-29 08:21:28 +02:00 |
|
bug1496.ys
|
Remove references to ilang
|
2024-11-05 12:36:31 +13:00 |
|
bug1531.ys
|
|
|
|
bug1614.ys
|
|
|
|
bug1710.ys
|
|
|
|
bug1745.ys
|
|
|
|
bug1781.ys
|
|
|
|
bug1876.ys
|
|
|
|
bug2014.ys
|
|
|
|
bug3462.ys
|
|
|
|
bug3515.v
|
tests: Add bug3515
|
2025-11-25 07:04:34 +13:00 |
|
bug3515.ys
|
tests: Tidy up bug3515
|
2025-11-25 07:35:19 +13:00 |
|
bug3879.ys
|
extract_fa: Add test case
|
2025-01-30 18:45:06 +01:00 |
|
bug4082.ys
|
|
|
|
bug4865.ys
|
ice40_dsp: fix test
|
2025-03-26 15:13:05 +02:00 |
|
bug4909.ys
|
splitcells: add tests
|
2025-03-10 19:41:22 +02:00 |
|
cellarray_array_connections.ys
|
|
|
|
celledges_shift.ys
|
|
|
|
check.ys
|
|
|
|
check_2.ys
|
|
|
|
check_3.ys
|
|
|
|
check_4.ys
|
|
|
|
chformal_check.ys
|
chformal: Add -assert2cover option
|
2025-06-14 10:54:23 +12:00 |
|
chformal_coverenable.ys
|
|
|
|
chparam.sh
|
|
|
|
clk2fflogic_effects.sh
|
|
|
|
clk2fflogic_effects.sv
|
|
|
|
const_arg_loop.sv
|
|
|
|
const_arg_loop.ys
|
tests: remove -seq 1 from sat with -tempinduct where possible
|
2025-09-08 18:04:32 +02:00 |
|
const_func.sv
|
|
|
|
const_func.ys
|
tests: remove -seq 1 from sat with -tempinduct where possible
|
2025-09-08 18:04:32 +02:00 |
|
const_func_block_var.v
|
|
|
|
const_func_block_var.ys
|
|
|
|
constant_drive_conflict.ys
|
|
|
|
constcomment.ys
|
Add regression tests for new handling of comments in constants
|
2020-03-14 11:41:09 +01:00 |
|
constmsk_test.v
|
Added tests/various/constmsk_test.ys
|
2014-09-04 15:07:30 +02:00 |
|
constmsk_test.ys
|
|
|
|
constmsk_testmap.v
|
tests: fix some test warnings
|
2020-05-25 10:07:58 -07:00 |
|
countbits.sv
|
|
|
|
countbits.ys
|
tests: remove -seq 1 from sat with -tempinduct where possible
|
2025-09-08 18:04:32 +02:00 |
|
cutpoint_blackbox.ys
|
cutpoint_blackbox.ys: Extra edge case
|
2025-08-06 18:11:35 +12:00 |
|
cutpoint_whole.ys
|
cutpoint: Re-add whole module optimization
|
2025-05-06 09:57:34 +12:00 |
|
deminout_unused.ys
|
|
|
|
design.ys
|
|
|
|
design1.ys
|
|
|
|
design2.ys
|
|
|
|
design_equal_fail.ys
|
Implement design_equal command
|
2025-12-21 21:47:40 +00:00 |
|
design_equal_pass.ys
|
Implement design_equal command
|
2025-12-21 21:47:40 +00:00 |
|
dynamic_part_select.ys
|
|
|
|
elab_sys_tasks.sv
|
|
|
|
elab_sys_tasks.ys
|
|
|
|
equiv_assume.ys
|
tests: Add equiv_induct to equiv_assume.ys
|
2025-08-06 15:13:04 +12:00 |
|
equiv_make_make_assert.ys
|
|
|
|
equiv_opt_multiclock.ys
|
|
|
|
equiv_opt_undef.ys
|
Remove references to ilang
|
2024-11-05 12:36:31 +13:00 |
|
exec.ys
|
|
|
|
fib.v
|
|
|
|
fib.ys
|
|
|
|
fib_tern.v
|
|
|
|
fib_tern.ys
|
|
|
|
formalff_declockgate.ys
|
formalff: Fix -declockgate test and missing emit for memories
|
2025-04-18 18:57:59 +02:00 |
|
fsm-arst.ys
|
typo
|
2025-11-14 13:34:58 +02:00 |
|
func_port_implied_dir.sv
|
sv: complete support for implied task/function port directions
|
2020-12-31 16:17:13 -07:00 |
|
func_port_implied_dir.ys
|
|
|
|
gen_if_null.v
|
verilog: significant block scoping improvements
|
2021-01-31 09:42:09 -05:00 |
|
gen_if_null.ys
|
|
|
|
global_scope.ys
|
|
|
|
gzip_verilog.v.gz
|
|
|
|
gzip_verilog.ys
|
Add support for reading gzip'd input files
|
2019-07-26 10:23:58 +01:00 |
|
help.ys
|
|
|
|
hierarchy.sh
|
|
|
|
hierarchy_defer.ys
|
|
|
|
hierarchy_generate.ys
|
|
|
|
hierarchy_param.ys
|
|
|
|
ice40_mince_abc9.ys
|
|
|
|
integer_range_bad_syntax.ys
|
|
|
|
integer_real_bad_syntax.ys
|
|
|
|
json_escape_chars.ys
|
|
|
|
json_scopeinfo.ys
|
emit $scopeinfo cells by default
|
2025-01-08 14:47:46 +01:00 |
|
keep_hierarchy.ys
|
Add keep_hierarchy test
|
2024-11-05 09:28:45 +01:00 |
|
lcov.gold
|
print summary of line coverage to log
|
2025-07-16 13:40:07 +02:00 |
|
lcov.v
|
update test to use suggested selection for assertions
|
2025-07-01 11:46:27 +02:00 |
|
lcov.ys
|
update test to use suggested selection for assertions
|
2025-07-01 11:46:27 +02:00 |
|
logger_cmd_error.sh
|
Add test of error not getting silenced
|
2024-10-07 14:49:17 +02:00 |
|
logger_error.ys
|
|
|
|
logger_fail.sh
|
|
|
|
logger_nowarning.ys
|
|
|
|
logger_warn.ys
|
|
|
|
logger_warning.ys
|
|
|
|
logic_param_simple.ys
|
|
|
|
mem2reg.ys
|
|
|
|
memory_word_as_index.data
|
|
|
|
memory_word_as_index.v
|
|
|
|
memory_word_as_index.ys
|
|
|
|
muxcover.ys
|
|
|
|
muxpack.v
|
|
|
|
muxpack.ys
|
|
|
|
param_struct.ys
|
tests: remove -seq 1 from sat with -tempinduct where possible
|
2025-09-08 18:04:32 +02:00 |
|
peepopt.ys
|
|
|
|
peepopt_formal.ys
|
|
|
|
plugin.cc
|
|
|
|
plugin.sh
|
plugins: add search path
|
2025-10-15 14:13:25 +03:00 |
|
pmgen_reduce.ys
|
|
|
|
pmux2shiftx.v
|
Cleanup tests
|
2020-02-27 10:17:29 -08:00 |
|
pmux2shiftx.ys
|
|
|
|
port_sign_extend.v
|
|
|
|
port_sign_extend.ys
|
|
|
|
primitives.ys
|
|
|
|
printattr.ys
|
|
|
|
rand_const.sv
|
|
|
|
rand_const.ys
|
Allow combination of rand and const modifiers
|
2021-01-21 08:42:05 -07:00 |
|
reg_wire_error.sv
|
|
|
|
reg_wire_error.ys
|
|
|
|
rename_scramble_name.ys
|
|
|
|
rename_unescape.ys
|
rename.cc: Fixup ports after -unescape
|
2025-08-15 10:48:32 +12:00 |
|
rename_wire_move_to_cell.ys
|
rename: add -move-to-cell option in -wire mode
|
2025-08-13 11:11:52 +02:00 |
|
rtlil_signed_attribute.ys
|
Ensure signed constants are correctly parsed, represented, and exported in RTLIL. Add a test to check parsing and exporting
|
2024-08-21 14:28:42 +01:00 |
|
rtlil_z_bits.ys
|
|
|
|
run-test.sh
|
test: restore verific handling, nicer naming
|
2024-12-13 10:24:47 +01:00 |
|
scopeinfo.ys
|
Test flatten and opt_clean's $scopeinfo handling
|
2024-02-06 17:51:29 +01:00 |
|
scratchpad.ys
|
|
|
|
script.ys
|
|
|
|
setundef.sv
|
Fix setting bits of parameters in setundef pass
|
2024-11-08 17:03:08 +01:00 |
|
setundef.ys
|
Fix setting bits of parameters in setundef pass
|
2024-11-08 17:03:08 +01:00 |
|
sformatf.ys
|
|
|
|
shregmap.v
|
|
|
|
shregmap.ys
|
|
|
|
signed.ys
|
|
|
|
signext.ys
|
|
|
|
sim_const.ys
|
|
|
|
specify.v
|
|
|
|
specify.ys
|
|
|
|
splitnets.ys
|
splitnets: handle single-bit vectors consistently
|
2025-06-05 10:58:06 +02:00 |
|
src.ys
|
|
|
|
sta.ys
|
|
|
|
stat.ys
|
updated testcase
|
2025-08-16 09:32:08 +02:00 |
|
stat_area_by_width.lib
|
removed copyright notice on lib file.
|
2025-08-16 09:40:03 +02:00 |
|
stat_hierarchy.ys
|
add Testcases
|
2025-08-13 14:46:01 +02:00 |
|
stat_high_level.ys
|
testcases
|
2025-08-16 09:40:03 +02:00 |
|
stat_high_level2.ys
|
testcases
|
2025-08-16 09:40:03 +02:00 |
|
struct_access.sv
|
|
|
|
struct_access.ys
|
|
|
|
sub.v
|
|
|
|
submod.ys
|
|
|
|
submod_extract.ys
|
|
|
|
sv_defines.ys
|
|
|
|
sv_defines_dup.ys
|
|
|
|
sv_defines_mismatch.ys
|
|
|
|
sv_defines_too_few.ys
|
|
|
|
sv_implicit_ports.sh
|
|
|
|
svalways.sh
|
|
|
|
tcl_apis.tcl
|
Redo integer passing on top of bignum
|
2024-12-02 19:56:51 +01:00 |
|
tcl_apis.v
|
Redo integer passing on top of bignum
|
2024-12-02 19:56:51 +01:00 |
|
tcl_apis.ys
|
Fix test
|
2024-11-04 16:19:59 +01:00 |
|
timeest.ys
|
timeest: Add top ports launching/sampling
|
2025-11-03 14:21:28 +01:00 |
|
wrapcell.ys
|
wrapcell: Test check -assert post wrapping
|
2024-12-10 15:13:31 +01:00 |
|
wreduce.ys
|
|
|
|
wreduce2.ys
|
wreduce: Optimize signedness when possible
|
2024-12-16 12:57:08 +01:00 |
|
write_gzip.ys
|
|
|
|
xaiger.ys
|
|
|
