mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity
yosys/techlibs/intel_alm/cyclonev
History
gatecat 5dba138c87 intel_alm: Add IO buffer insertion 
Signed-off-by: gatecat <gatecat@ds0.me>
2021-05-15 22:37:06 +01:00
..
cells_sim.v intel_alm: Add IO buffer insertion 2021-05-15 22:37:06 +01:00