3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-28 17:59:12 +00:00
yosys/techlibs/quicklogic
2022-01-31 02:23:59 +08:00
..
abc9_map.v quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
abc9_model.v quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
abc9_unmap.v quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
cells_sim.v
lut_sim.v
Makefile.inc quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
pp3_cells_map.v
pp3_cells_sim.v quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
pp3_ffs_map.v
pp3_latches_map.v
pp3_lut_map.v
synth_quicklogic.cc Fix the help message of synth_quicklogic. 2022-01-31 02:23:59 +08:00