mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-13 23:26:25 +00:00
Code Activity
yosys/backends/verilog
History
Marcelina Kościelnicka 56e7791760 verilog backend: Emit a wire for ports as well. 
Fixes #3177.
2022-01-31 01:08:41 +01:00
..
Makefile.inc
verilog_backend.cc