yosys/tests/verilog/unmatched_else.ys at 336e82c6b6c5e2e0221dc9a0e00fbb5331d3e6d1 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00

Zachary Snow 1ec5994100 verilog: fix handling of nested ifdef directives

- track depth so we know whether to consider higher-level elsifs
- error on unmatched endif/elsif/else

2021-03-01 12:28:33 -05:00

6 lines

125 B

Text

Raw Blame History

 logger -expect error "Found `else outside of macro conditional branch!" 1
 read_verilog <<EOT
 module top;
 `else
 endmodule
 EOT