mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
72787f52fc
s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
75 lines
3.4 KiB
Verilog
75 lines
3.4 KiB
Verilog
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
// > c60k28 (Viacheslav, VT) [at] yandex [dot] com
|
|
// > Intel FPGA technology mapping. User must first simulate the generated \
|
|
// > netlist before going to test it on board.
|
|
|
|
// Input buffer map
|
|
module \$__inpad (input I, output O);
|
|
cycloneive_io_ibuf _TECHMAP_REPLACE_ (.o(O), .i(I), .ibar(1'b0));
|
|
endmodule
|
|
|
|
// Output buffer map
|
|
module \$__outpad (input I, output O);
|
|
cycloneive_io_obuf _TECHMAP_REPLACE_ (.o(O), .i(I), .oe(1'b1));
|
|
endmodule
|
|
|
|
// LUT Map
|
|
/* 0 -> datac
|
|
1 -> cin */
|
|
module \$lut (A, Y);
|
|
parameter WIDTH = 0;
|
|
parameter LUT = 0;
|
|
(* force_downto *)
|
|
input [WIDTH-1:0] A;
|
|
output Y;
|
|
generate
|
|
if (WIDTH == 1) begin
|
|
assign Y = ~A[0]; // Not need to spend 1 logic cell for such an easy function
|
|
end else
|
|
if (WIDTH == 2) begin
|
|
cycloneive_lcell_comb #(.lut_mask({4{LUT}}),
|
|
.sum_lutc_input("datac")) _TECHMAP_REPLACE_ (.combout(Y),
|
|
.dataa(A[0]),
|
|
.datab(A[1]),
|
|
.datac(1'b1),
|
|
.datad(1'b1));
|
|
end else
|
|
if(WIDTH == 3) begin
|
|
cycloneive_lcell_comb #(.lut_mask({2{LUT}}),
|
|
.sum_lutc_input("datac")) _TECHMAP_REPLACE_ (.combout(Y),
|
|
.dataa(A[0]),
|
|
.datab(A[1]),
|
|
.datac(A[2]),
|
|
.datad(1'b1));
|
|
end else
|
|
if(WIDTH == 4) begin
|
|
cycloneive_lcell_comb #(.lut_mask(LUT),
|
|
.sum_lutc_input("datac")) _TECHMAP_REPLACE_ (.combout(Y),
|
|
.dataa(A[0]),
|
|
.datab(A[1]),
|
|
.datac(A[2]),
|
|
.datad(A[3]));
|
|
end else
|
|
wire _TECHMAP_FAIL_ = 1;
|
|
endgenerate
|
|
|
|
endmodule
|
|
|
|
|