3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-06 17:22:15 +00:00
yosys/tests
whitequark 93ef516d91
Merge pull request #1603 from whitequark/ice40-ram_style
ice40/ecp5: add support for both 1364.1 and Synplify/LSE RAM/ROM attributes
2020-04-10 14:51:01 +00:00
..
aiger tests/aiger: Add missing .gitignore 2020-02-15 19:52:21 +01:00
arch Merge pull request #1603 from whitequark/ice40-ram_style 2020-04-10 14:51:01 +00:00
asicworld
bram
errors
fsm
hana
liberty
lut
memfile Added 'set -e' into tests/memfile/run-test.sh 2020-02-06 10:45:40 -03:00
memories
opt Merge pull request #1790 from YosysHQ/eddie/opt_expr_xor 2020-04-01 14:17:01 -07:00
opt_share
proc
realmath
rpc rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors 2020-03-06 15:29:01 +01:00
sat
select Do not warn on empty selection with prefixed arg_memb. 2020-03-23 17:50:11 +00:00
share
simple Add dynamic slicing Verilog testcase 2020-03-31 11:51:31 -07:00
simple_abc9 Update simple_abc9 tests 2020-02-27 10:17:29 -08:00
smv
sva
svinterfaces
svtypes Support module/package/interface/block scope for typedef names. 2020-03-23 20:07:22 +00:00
techmap Merge pull request #1648 from YosysHQ/eddie/cmp2lcu 2020-04-03 16:28:25 -07:00
tools
unit
various tests: add a quick plugin test 2020-04-09 09:45:20 -07:00
vloghtb