mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
218 B
Verilog
10 lines
218 B
Verilog
module test(input CLK, ADDR,
|
|
input [7:0] DIN,
|
|
output reg [7:0] DOUT);
|
|
reg [7:0] mem [0:1];
|
|
always @(posedge CLK) begin
|
|
mem[ADDR] <= DIN;
|
|
DOUT <= mem[ADDR];
|
|
end
|
|
endmodule
|