3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 09:55:37 +00:00
yosys/frontends/verilog
Emil J. Tywoniak 9ac4905aeb verilog: fix case location
(cherry picked from commit 7713b5a811)
2026-07-20 15:01:30 +02:00
..
.gitignore
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
const2ast.cc Remove .c_str() calls from parameters to log_file_warning() 2025-09-16 23:03:45 +00:00
preproc.cc reduce OS ifdefs, refactor getting dirs and filenames from paths to files 2025-10-14 15:46:17 +02:00
preproc.h
verilog_error.cc Use C++ stringf machinery in verilog_error 2025-09-12 06:21:56 +00:00
verilog_error.h Use C++ stringf machinery in verilog_error 2025-09-12 06:21:56 +00:00
verilog_frontend.cc WASI now support filesystem 2026-06-05 09:18:00 +02:00
verilog_frontend.h
verilog_lexer.h
verilog_lexer.l End of file fix 2026-06-23 07:23:41 +02:00
verilog_location.h
verilog_parser.y verilog: fix case location 2026-07-20 15:01:30 +02:00