3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
yosys/examples/anlogic/build.tcl
2019-03-04 23:26:56 +05:30

12 lines
252 B
Tcl

import_device eagle_s20.db -package BG256
read_verilog full.v -top demo
read_adc demo.adc
optimize_rtl
map_macro
map
pack
place
route
report_area -io_info -file demo_phy.area
bitgen -bit demo.bit -version 0X00 -g ucode:00000000000000000000000000000000