mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
27377c4663
Problems/questions: - memory.ys: ERROR: Failed to import cell gate.mem.0.0.0 (type EG_LOGIC_DRAM16X4) to SAT database. Why EG_LOGIC_DRAM16X4, not AL_LOGIC_BRAM? - Internal cell type $_TBUF_ is present.
14 lines
133 B
Verilog
14 lines
133 B
Verilog
module top
|
|
(
|
|
input [3:0] x,
|
|
input [3:0] y,
|
|
|
|
output [3:0] A,
|
|
output [3:0] B
|
|
);
|
|
|
|
assign A = x + y;
|
|
assign B = x - y;
|
|
|
|
endmodule
|