3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
yosys/tests/arch/ecp5
Eddie Hung f03e2c30aa
abc9: replace cell type/parameters if derived type already processed (#2991)
* Add close bracket

* Add testcase

* Replace cell type/param if in unmap_design

* Improve abc9_box error message too

* Update comment as per review
2021-09-09 10:05:55 -07:00
..
.gitignore
add_sub.ys
adffs.ys
bug1459.ys
bug1598.ys Add #1598 testcase 2019-12-27 16:44:57 -08:00
bug1630.il.gz
bug1630.ys
bug2409.ys
bug2731.ys abc9: replace cell type/parameters if derived type already processed (#2991) 2021-09-09 10:05:55 -07:00
counter.ys
dffs.ys
dpram.v
dpram.ys
fsm.ys
latches.ys
latches_abc9.ys
logic.ys
lutram.ys memory_bram: Reuse extract_rdff helper for make_outreg. 2021-05-25 22:42:03 +02:00
macc.v
macc.ys
memories.ys test/arch/{ecp5,ice40}/memories.ys: Use read_verilog -defer. 2021-08-11 14:52:38 +02:00
mul.ys
mux.ys
opt_lut_ins.ys
rom.v
rom.ys
run-test.sh
shifter.ys
tribuf.ys