This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 09:55:20 +00:00
Code
Activity
3209c0762a
yosys
/
techlibs
/
intel
/
cyclone10lp
History
Marcelina Kościelnicka
3209c0762a
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
..
cells_arith.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
cells_map.v
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cells_sim.v
synth_intel: cyclone10 -> cyclone10lp
2019-12-10 13:47:58 +00:00