This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-12-17 09:48:34 +00:00
Code
Activity
31fde78a09
yosys
/
frontends
History
Emil J. Tywoniak
31fde78a09
rtlil: replace SigSig actions with new type SyncAction
2025-12-10 18:32:39 +01:00
..
aiger
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
aiger2
Enable xaiger2 pass when not in NDEBUG
2025-11-21 14:23:32 -08:00
ast
rtlil: replace SigSig actions with new type SyncAction
2025-12-10 18:32:39 +01:00
blif
Forbid creating IdStrings and incrementing autoidx during multithreaded phases, and add dynamic checks for that
2025-11-25 21:57:46 +00:00
json
Use fast path for 32-bit Const integer constructor in more places
2025-09-16 03:17:24 +00:00
liberty
read_liberty: support loopy retention cells
2025-11-20 13:21:32 +01:00
rpc
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
rtlil
rtlil: replace SigSig actions with new type SyncAction
2025-12-10 18:32:39 +01:00
verific
Set
port_id
for Verific PortBus wires
2025-10-23 20:51:53 +00:00
verilog
no use vector
2025-11-08 23:16:52 +05:30