mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
10 lines
312 B
Plaintext
10 lines
312 B
Plaintext
read_verilog compare.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
select -assert-count 5 t:ALU
|
|
|
|
|