mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
12 lines
238 B
Verilog
12 lines
238 B
Verilog
module TECH_NAND18(input [17:0] in, output out);
|
|
assign out = ~(&in);
|
|
endmodule
|
|
|
|
module TECH_NAND4(input [3:0] in, output out);
|
|
assign out = ~(&in);
|
|
endmodule
|
|
|
|
module TECH_NAND2(input [1:0] in, output out);
|
|
assign out = ~(&in);
|
|
endmodule
|