mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
5 lines
82 B
Verilog
5 lines
82 B
Verilog
module test(input in, output out);
|
|
//no buffer removal
|
|
assign out = in;
|
|
endmodule
|