mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
6 lines
136 B
Verilog
6 lines
136 B
Verilog
// ---------------------------------------
|
|
|
|
module \$__ABC_DPR16X4_COMB (input [3:0] A, S, output [3:0] Y);
|
|
assign Y = A;
|
|
endmodule
|