yosys/tests/verilog/unbased_unsized_tern.ys at 2f609a313643b2462ab692a4295e6f73f96f35db - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00

Zachary Snow e833c6a418 verilog: use derived module info to elaborate cell connections

- Attempt to lookup a derived module if it potentially contains a port
  connection with elaboration ambiguities
- Mark the cell if module has not yet been derived
- This can be extended to implement automatic hierarchical port
  connections in a future change

2021-10-25 18:25:50 -07:00

6 lines

117 B

Text

Raw Blame History

 read_verilog -sv unbased_unsized_tern.sv
 hierarchy
 proc
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert