mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity
yosys/techlibs/intel_alm
History
Dan Ravensloft 2e37e62e6b synth_intel_alm: alternative synthesis for Intel FPGAs 
By operating at a layer of abstraction over the rather clumsy Intel primitives,
we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping.

This also makes the primitives much easier to manipulate, and more descriptive
(no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
2020-04-15 11:40:41 +02:00
..
common synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
cyclone10gx synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
cyclonev synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
Makefile.inc synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
synth_intel_alm.cc synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00