mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
2e37e62e6b
By operating at a layer of abstraction over the rather clumsy Intel primitives, we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping. This also makes the primitives much easier to manipulate, and more descriptive (no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
14 lines
839 B
Makefile
14 lines
839 B
Makefile
|
|
OBJS += techlibs/intel/synth_intel.o
|
|
|
|
$(eval $(call add_share_file,share/intel/common,techlibs/intel/common/m9k_bb.v))
|
|
$(eval $(call add_share_file,share/intel/common,techlibs/intel/common/altpll_bb.v))
|
|
$(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams_m9k.txt))
|
|
$(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams_map_m9k.v))
|
|
|
|
# Add the cell models and mappings for the VQM backend
|
|
families := max10 arria10gx cyclonev cyclone10lp cycloneiv cycloneive
|
|
$(foreach family,$(families), $(eval $(call add_share_file,share/intel/$(family),techlibs/intel/$(family)/cells_sim.v)))
|
|
$(foreach family,$(families), $(eval $(call add_share_file,share/intel/$(family),techlibs/intel/$(family)/cells_map.v)))
|
|
#$(eval $(call add_share_file,share/intel/cycloneive,techlibs/intel/cycloneive/arith_map.v))
|