3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 05:18:45 +00:00
yosys/techlibs/quicklogic
2025-03-10 17:12:31 +01:00
..
common synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
pp3 synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
qlf_k6n10f quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00
.gitignore add dsp inference 2023-12-04 15:52:02 +01:00
Makefile.inc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00
ql_bram_merge.cc Fix Windows build by forcing initialization order, fixes #4068 2024-01-02 11:26:48 +01:00
ql_bram_types.cc add dsp inference 2023-12-04 15:52:02 +01:00
ql_dsp.cc qlf_k6n10f: New ql_dsp pass, move to DSPV2 2025-02-20 11:30:17 +01:00
ql_dsp.pmg qlf_k6n10f: New ql_dsp pass, move to DSPV2 2025-02-20 11:30:17 +01:00
ql_dsp_io_regs.cc quicklogic: ql_dsp_io_regs debug print 2025-03-10 14:29:03 +01:00
ql_dsp_macc.cc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00
ql_dsp_macc.pmg ql_dsp_macc: Tune DSP inference code 2023-12-04 15:52:02 +01:00
ql_dsp_simd.cc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00
synth_quicklogic.cc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-10 17:12:31 +01:00