mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 04:48:46 +00:00
8 lines
148 B
Verilog
8 lines
148 B
Verilog
module test(input in, output out);
|
|
//intermediate buffers should be removed
|
|
wire w1, w2;
|
|
assign w1 = in;
|
|
assign w2 = w1;
|
|
assign out = w2;
|
|
endmodule
|