3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
yosys/frontends
Clifford Wolf 5387ccb041 Set Verific flag vhdl_support_variable_slice=1
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-11-09 21:03:23 +01:00
..
ast
blif
ilang
json
liberty
verific Set Verific flag vhdl_support_variable_slice=1 2018-11-09 21:03:23 +01:00
verilog