mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-06 22:36:05 +00:00
3 lines
62 B
Verilog
3 lines
62 B
Verilog
module test(input in, output out);
|
|
assign out = in;
|
|
endmodule
|