mirror of
https://github.com/YosysHQ/yosys
synced 2025-05-19 21:44:03 +00:00
5 lines
145 B
Verilog
5 lines
145 B
Verilog
// ---------------------------------------
|
|
|
|
module \$__ABC9_DPR16X4_COMB (input [3:0] $DO, RAD, output [3:0] DO);
|
|
assign DO = $DO;
|
|
endmodule
|