mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
It correctly detects reg/wire mix and incorrect use on blocking,nonblocking assignments within blocks and assign statements. What it DOES'T do: Detect registers connected to output ports of instances. Where it FAILS: memorty nonblocking assignments causes spurious (I assume??) errors on yosys-generated "_ADDR", "_DATA", "EN" signals. You can test it with tests/simple/reg_wire_error.v (look inside for the comments to enable/disable specific lines) |
||
---|---|---|
.. | ||
asicworld | ||
bram | ||
fsm | ||
hana | ||
memories | ||
realmath | ||
sat | ||
share | ||
simple | ||
smv | ||
sva | ||
techmap | ||
tools | ||
unit | ||
various | ||
vloghtb |