This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-04-29 07:13:43 +00:00
Code
Activity
2b88d9a3fe
yosys
/
tests
/
arch
/
ice40
History
whitequark
93ef516d91
Merge pull request
#1603
from whitequark/ice40-ram_style
...
ice40/ecp5: add support for both 1364.1 and Synplify/LSE RAM/ROM attributes
2020-04-10 14:51:01 +00:00
..
.gitignore
add_sub.ys
adffs.ys
bug1597.ys
bug1598.ys
bug1626.ys
bug1644.il.gz
bug1644.ys
counter.ys
dffs.ys
dpram.v
dpram.ys
fsm.ys
ice40_dsp.ys
ice40_opt.ys
ice40_wrapcarry.ys
latches.ys
logic.ys
macc.v
macc.ys
memories.ys
mul.ys
mux.ys
rom.v
rom.ys
run-test.sh
shifter.ys
tribuf.ys