3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-17 22:36:23 +00:00
yosys/techlibs/ice40
Clifford Wolf 5fa5dbbdda Rename "fine:" label to "map:" in "synth_ice40"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-12-16 16:36:19 +01:00
..
tests
.gitignore
arith_map.v
brams.txt
brams_init.py
brams_map.v
cells_map.v
cells_sim.v Merge pull request #724 from whitequark/equiv_opt 2018-12-16 15:54:26 +01:00
ice40_ffinit.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
ice40_ffssr.cc ice40: Honor the "dont_touch" attribute in FFSSR pass 2018-12-08 22:46:28 +01:00
ice40_opt.cc Extract ice40_unlut pass from ice40_opt. 2018-12-05 16:30:24 +00:00
ice40_unlut.cc Extract ice40_unlut pass from ice40_opt. 2018-12-05 16:30:24 +00:00
latches_map.v
Makefile.inc Extract ice40_unlut pass from ice40_opt. 2018-12-05 16:30:24 +00:00
synth_ice40.cc Rename "fine:" label to "map:" in "synth_ice40" 2018-12-16 16:36:19 +01:00