mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
10 lines
410 B
Plaintext
10 lines
410 B
Plaintext
read_verilog ../common/add_sub.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/fabulous/prims.v synth_fabulous -carry ha # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
select -assert-max 10 t:LUT4_HA
|
|
select -assert-max 4 t:LUT1
|
|
select -assert-none t:LUT1 t:LUT4_HA %% t:* %D
|