mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 11:25:53 +00:00
- wires with keep attribute now force a module to be kept - presence of $memwr and $meminit cells no longer forces a module to be kept |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |