mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
13 lines
220 B
Text
13 lines
220 B
Text
read_verilog <<EOT
|
|
|
|
module top(input clk, output reg [1:0] q);
|
|
wire [1:0] x = 2'b10;
|
|
always @(posedge clk)
|
|
q <= x & 2'b11;
|
|
endmodule
|
|
EOT
|
|
|
|
proc
|
|
sim -clock clk -n 1 -w top
|
|
select -assert-count 1 a:init=2'b10 top/q %i
|
|
|